FPGA Training using Verilog

Modul 1 : Quartus Schematic

  • Gerbang Logika
  • Rangkaian Sederhana
  • Rangkaian Kompleks

Modul 2 : Verilog

  • Verilog Language
  • Rangkaian Verilog

Modul 3 : Rangkaian Combinational 

  • Multiplexer
  • Encoder
  • Decoder
  • BCD to 7 Segment Decoder
  • Latihan

Modul 4 : Rangkaian Sequential 

  • D Flip Flop
  • Counter
  • Finite State Machine
  • Finite State Machine with Datapath
  • Latihan
 

Modul 5 : Booth Multiplier

  • Membuat rangkaian Radix-2 Booth Multipler

Modul 6 : Signal Tap Logic Analyzer

  • Debugging Radix-2 Booth Multipler dengan Signal Top 
 

Photo Gallery


Warning: count(): Parameter must be an array or an object that implements Countable in /var/cpanel_user/home/pmeitb/public_html/wp-content/plugins/ultimate-responsive-image-slider/layout.php on line 17

fpga-training

Scroll to top

Notice: ob_end_flush(): failed to send buffer of zlib output compression (0) in /var/cpanel_user/home/pmeitb/public_html/wp-includes/functions.php on line 4755